COBRA: a 100-MOPS single-chip programmable and expandable FFT
نویسندگان
چکیده
This paper presents an optimized column fast Fourier transform (FFT) architecture, which utilizes bit-serial arithmetic and dynamic reconfiguration to achieve a complete overlap between computation and communication. As a result, for a clock rate of 40 MHz, the system can compute a 24-b precision 1K point complex FFT transform in 9.25 s, far surpassing the performance of any existing FFT systems.
منابع مشابه
Epoxy-based Flame Retardant Nanocomposite Coatings: Comparison Between Functions of Expandable Graphite and Halloysite Nanotubes
Whis work presents a study on the flammability of epoxy coatings containing two types of nano-scale fillers as potential flame retardants: expandable graphite (EG) and halloysite nanotubes (HNTs). Both nanocomposites are prepared by incorporation of the same amount of nanofiller into the epoxy resin for the sake of comparison. Fire retardant nanocomposite coatings are cured through a two-stage ...
متن کامل991 International Conference on Parallel Processing B-sys: a 470-processor Programmable Systolic Array
This paper presents an architecture for programmable systolic arrays that provides simple and eecient systolic communication. The Brown Systolic Array is a linear implementation of this Systolic Shared Register architecture; a working 470-processor prototype system performs 108 MOPS. A 32-chip, 1504-processor implementation could provide 5 GOPS of systolic co-processing power on a single board.
متن کاملB-SYS: A 470-Processor Programmable Systolic Array
This paper presents an architecture for programmable systolic arrays that provides simple and e cient systolic communication. The Brown Systolic Array is a linear implementation of this Systolic Shared Register architecture; a working 470-processor prototype system performs 108 MOPS. A 32-chip, 1504-processor implementation could provide 5 GOPS of systolic co-processing power on a single board.
متن کاملImplementation of Fast Fourier Transform Accelerator on Coarse Grain Reconfigurable Architecture
Recent technology growth permit engineer to design various complex applications on single-on-chip (SoC) related to communication, Image Processing, video processing, digital signal processing. In all of these complex algorithms, FFT blocks are one of the most computation concentrated. Here we first introduce a novel Coarse-Grain Reconfigurable Array (CGRA) which is used as a hardware accelerato...
متن کاملDesign and Implementation of 1-D and 2-D Mixed Architecture FFT Processor in Heterogeneous Multi-core SoC based on FPGA
A novel architecture FFT processor which can carry on 1-D FFT algorithm or 2-D FFT algorithm corresponding different size of FFT is proposed in this paper. The architecture is served as a scalable IP Core which is suitable for the heterogeneous multi-core SoC on chip application. The mixed architecture FFT processor achieves balance between high processing speed and resources. Compared with a c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. VLSI Syst.
دوره 7 شماره
صفحات -
تاریخ انتشار 1999